ABSTRACT OF THE DISCLOSURE

A novel bi-level DRAM architecture is described which achieves significant reductions in die size while maintaining the noise performance of traditional folded architectures. Die size reduction results primarily by building the memory arrays with 6F² or smaller memory cells in a type of cross point memory cell layout. The memory arrays utilize stacked digitlines and vertical digitline twisting to achieve folded architecture operation and noise performance.

 $N: \label{eq:normalized} N: \label{eq:normalized} N: \label{eq:normalized} N: \label{eq:normalized} 3351.8 \label{eq:normalized} \label{eq:normalized} N: \label{eq:normalized} O4/25/03$